In conventional HEVC inverse core transform architectures, extra n×n inverse transform block is added to 2n×2n inverse transform block, and it operates as one 2n×2n inverse transform block or two n×n inverse transform blocks. Thus, same number of pixels are processed in the same time, but it suffers from increased hardware size due to extra n×n inverse transform block. To avoid this problem, a novel 8×8 HEVC inverse core transform architecture was proposed to eliminate extra 4×4 inverse transform block based on multiplier reuse. This paper extends this approach and proposes a novel HEVC 16×16 inverse core transform architecture. Its frame processing time is same in 4×4, 8×8, and 16×16 inverse core transforms, and reduces gate counts by 13%. 

